

## A Novel Grounded Base Oscillator Design for VHF/UHF Frequencies

### Introduction:

The design of VHF/UHF oscillators has been described in many books and journals. Most of the emphasis was on frequency stability and to some smaller part on output/efficiency. Since the introduction of reliable Phase noise measurements and the ability to predict/simulate the phase noise, the improvement of this important parameter with the help of CAD and analytic equations has gained more attention. The vast majority of early publications focused on designs using small signal approaches which give non-reliable answers for output frequency, output power and phase noise. The purpose of this paper is to validate the large signal time domain approach using the grounded base oscillator rather than the Colpitts oscillator. The key contributions are: (1) to predict the phase noise correctly using the large signal time domain calculations (Bessel functions) and nonlinear CAD simulators and derive a set of algebraic equations for the noise calculations (many of the CAD tools give incorrect answers about the phase noise) and (2) to give set of empirical equations to guide the synthesis of such an “optimized” oscillators. This novel design concept using a time domain approach provides both the best output power and the best phase noise.

To have a point of reference the traditional small signal approach is first used followed by the novel approach shown here to get the optimum design. Using a mix of linear equations and one large signal parameter (gm), the important noise parameters are calculated and validated. Finally, based on this, a very simple but powerfully scalable set of formulas for the oscillator synthesis is shown, that provides extremely good results. In addition to this, the design principle for fixed or narrowband oscillator discussed here also applies to the broadband VCO design. We have shown that even multi-octave band (1:3 frequency tuning range) works well with this design methodology [20-23].

### 1. Reference circuit:

A very popular circuit for VHF/UHF oscillators is the grounded base configuration, which is shown in figure 1. Its phase noise can be made very good, since the RF voltage swing at the collector can be close to the supply voltage. The circuit is simple and has been used for decades. The oscillator function is based on the principle that power from the output is taken and fed to the emitter. This feedback arrangement generates a negative resistance at the output, compensating the losses of the output-tuned circuit, and starts oscillating and then stabilizing the oscillation amplitude [1,2,3,4]. A complete survey of configurations and applications is found in [5 to 19].

Several books on the topic of Oscillators have been published in the recent years. The references quoted above give a list of the most popular ones. Many of the authors have attempted to predict the oscillators performance based on a set of linear calculation including using the Leeson model or similar methods to determine the phase noise. The problem there is that there are important input parameters required such as the large signal noise figure of the transistor, output power and operating Q. They are typically guessed, but not known. The first successful attempt to determine the large signal phase noise was done by [6, 7].

But these approaches were not useful without a CAD tool and don't give any design guides. Another interesting phenomenon that has been overlooked by the linear approach is that prediction of the exact Oscillator frequency that can be far off compared to the actual frequency of Oscillation.

The recent book by Gonzalez [8] gives an interesting overview of designing Oscillators using linear calculations and CAD, but his design does not provide the optimum solution. To demonstrate this we are going to first use his way to design a 144 MHz Oscillator. The resulting circuit neither gives the best out put power nor the best phase noise and, at high frequencies, requires values for the capacitors, which cannot be easily realized because of parasitic effects.

Figure 1 shows the typical configuration of the grounded base oscillator circuit.




Figure 1 Typical configuration of grounded base oscillator circuit

This oscillator type works well from RF frequencies like 10 MHz to above 1000 MHz. We will now follow [8]. For large signal conditions see Ref [11]. Kenneth Clarke was probably the first to publish the effect of the collector current conducting angle of an oscillator, but makes no mentioning of the relationship of it on the phase noise, which is done on [10].

## The [Y] parameters

The first step is to determine the small signal [Y] parameters for the transistor BFR 193 (Infineon), at the frequency of 144MHz, and the operating point:  $I_c=10\text{mA}$ ,  $I_B=24\mu\text{A}$ ,  $V_{be}=0.64\text{V}$ ,  $V_{ce}=8.8\text{V}$ . The 10 mA operating point was selected for a stable transistor cut-off frequency  $f_T$ . For more output power 30 mA is a better choice.

Figure 2 shows the circuit generating the small signal [Y] parameters using the Ansoft Designer CAD and the time domain model.





Fig.2. Small signal Y parameter generating circuit with CAD using Infineon time domain model

Based on the following definition:



$$\begin{bmatrix} I_1 \\ I_2 \end{bmatrix} = \begin{bmatrix} Y_{11} & Y_{12} \\ Y_{21} & Y_{22} \end{bmatrix} \begin{bmatrix} V_1 \\ V_2 \end{bmatrix}$$

the CAD software generates the Y-parameters.

We obtain:

$$Y_{11} = G_{11} + jB_{11} = (279.08 - j95.07) \text{ mS}$$

$$Y_{21} = G_{21} + jB_{21} = (-271.32 + j100.77) mS$$

$$Y_{12} = G_{12} + jB_{12} = (-1030 + j78.06) \mu S$$

$$Y_{22} = G_{22} + jB_{22} = (1020 + j536.14) \mu S$$

## Parallel Feedback Oscillator Topology

The feedback arrangement shown in Figure 3 is the standard feedback Oscillator topology using parallel elements. Theoretically the grounded base configuration can be rotated to be the Colpitts circuit. This statement is often found in the literature [5]. It is based on the black box theory. If we look at the performance, it is not correct that a mathematical rotation yields the same performance. In the case of the Colpitts Oscillator the RF voltage swing is now limited by the base emitter and emitter to ground voltage and as a result there is less energy stored in the circuit and because of loading the operational  $Q$  can be less than in the grounded base configuration. Here  $V_{cb}$  is about 12 volts. Also  $Y_{22cb}$  is less than  $Y_{22ce}$ , resulting less loading. The Colpitts Oscillator is popular because of its simplicity, and its perceived high isolation as the output power is taken at the collector. However, due to the strong Miller effect at very high frequencies, this is not a true statement. These comments set aside the general approach in the time domain shown here is valid not only for the Colpitts Oscillator but other derivatives.




Figure 3. Parallel feedback oscillator topology

The necessary oscillation condition for the parallel feedback oscillators as shown in Figure 3 can be described by

$$Y_{out} + Y_3 \Rightarrow 0$$

This condition can be expressed as

$$Det \begin{bmatrix} Y_{11} + Y_1 + Y_2 & Y_{12} - Y_2 \\ Y_{21} - Y_2 & Y_{22} + Y_2 + Y_3 \end{bmatrix} = 0$$



$$Y_3 = -[Y_{22} + Y_2] + \frac{[Y_{12} - Y_2][Y_{21} - Y_2]}{[Y_{11} + Y_1 + Y_2]}$$

where  $Y_{ij}$  (i,j=1,2) are the small signal [Y] parameters of the bipolar or FET model.

### Calculation of the feedback network values [linear case]:

As shown in Figure 3, the active 2-port network, together with the feedback elements  $Y_1$  and  $Y_2$ , are considered as a one-port negative resistance oscillator circuit. The following is an example of an Oscillator design using the small signal parameter determined above at 8.8 Volts and 10 mA at 144 MHz. The output admittance  $Y_{out}$  is

$$Y_{out} = -Y_3 \Rightarrow [Y_{22} + Y_2] - \frac{[Y_{12} - Y_2][Y_{21} - Y_2]}{[Y_{11} + Y_1 + Y_2]}$$

The optimum values of feedback element are calculated from the expression of  $B_1^*$  and  $B_2^*$ , and for 10 mA are:

$$B_1^* = -\left\{ B_{11} + \left[ \frac{B_{12} + B_{21}}{2} \right] + \left[ \frac{G_{21} - G_{12}}{B_{21} - B_{12}} \right] \left[ \frac{G_{12} + G_{21}}{2} + G_{11} \right] \right\}$$

$$jB_1^* = j\omega C_1$$

$$C_1 \cong 478 \text{ pF}$$

$$B_2^* \cong 417 \times 10^{-3}$$

$$jB_2^* = j\omega C_2$$

$$C_2 \cong 459 \text{ pF}$$

The optimum values of the real and imaginary part of the output admittance are

$$Y_{out}^* = [G_{out}^* + jB_{out}^*]$$

where  $G_{out}^*$  and  $B_{out}^*$  are values for conjugate matching!

$$G_{out}^* = G_{22} - \left[ \frac{(G_{12} + G_{21})^2 + (B_{21} - B_{12})^2}{4G_{11}} \right]$$

$$G_{out}^* \approx -74.5 \times 10^{-3}$$

needed to compensate the resonator losses ,

$$B_{out}^* = B_{22} + \left[ \frac{G_{21} - G_{12}}{B_{21} - B_{12}} \right] \left[ \frac{(G_{12} + G_{21})}{2} + G_{22} - G_{out}^* \right] + \left[ \frac{B_{21} + B_{12}}{2} \right]$$

$$B_{out}^* \approx 214.74 \times 10^{-3}$$

$$C_3 \approx 237 \text{ pF}$$

$$\omega_0 = \frac{1}{2\pi\sqrt{LC}}; \quad C \approx 471 \text{ pF}$$

$$\text{For } f_0 = 144 \text{ MHz, } L_3 \approx 2.59 \text{ nH}$$

Figure 4 shows the 144MHz oscillator circuit using the small signal Y parameter for establishing oscillation conditions. The required values for this parallel feedback topology are: 478 pF for the feedback capacitor, 459 pF for the emitter to ground, the inductor 3.2 nH, and 186 pF for C3A and C3B. The bypass capacitors  $C_b$  and  $C_c$  should be about 220 pF.

However, it is practically impossible to manufacture capacitors above 200 pF to be capacitive at these frequencies. The best but awkward method then is to use a few capacitors in parallel

And for 30 mA:

$$Y_{11} = G_{11} + jB_{11} = (437 - j295) \text{ mS}$$

$$Y_{21} = G_{21} + jB_{21} = (-427 + j296) \text{ mS}$$

$$Y_{12} = G_{12} + jB_{12} = (-1670 + j757) \mu\text{S}$$

$$Y_{22} = G_{22} + jB_{22} = (1650 - j146) \mu\text{S}$$

For  $f_0 = 144$  MHz and 30mA, the component values are:  $L = 3.77$  nH,  $C_1 = 518$  pF,  $C_2 = 503$  pF,  $C_3 = 69$  pF,  $C = 324$  pF, needless to say  $C_1$  and  $C_2$  are paralleled capacitors in the vicinity of 100 pF each.




Fig 4. 144 MHz oscillator reference circuit for the evaluation of the linear approach

Figure 5 shows the simulated plot of the phase noise. The “linear” calculation indicates a resonant frequency of 143.2 MHz, while the non-linear harmonic balance (HB) analysis supplies the correct frequency of 144.2 MHz (quite a difference in percent) and an output power of (only) 5.1 dBm, as seen in Fig 6. This value is determined using the HB programs Ansoft Designer (Nexxim). ADS give the same answer. These CAD tools deviate less than 1 dB from measured results, if the input Spice type parameters for the transistor are accurate.




Fig 5. Phase noise plot of 144 MHz oscillator reference circuit for the evaluation of the **linear** approach (both 10 mA and 30 mA case). The 30 mA case gives 10dB lower phase noise than 10 mA case.




Fig 6. RF output power of 144 MHz oscillator reference circuit for the evaluation of the linear approach Both 10 mA and 30 mA are shown. For 30 mA, 12dB more power is available, now a total of approximately 18 dBm.

## Large Signal and Noise Analysis

There were a variety of efforts made to deal with the large signal conditions, like the time domain approach. Reference [10] is a first successful attempt to deal with the calculations of the output power with reasonable effort. See Eq. (10) of this publication. There are many problems associated with both the large signal analysis as well as the noise analysis. From an experimentally point of view it is partially impossible to build all possible variations. So we were trying to determine if the Ansoft Designer, whose large signal noise analysis development we were involved with, would give us the correct prediction. We were aware that all researchers would primarily look for measured data (which we will show) and yet we had to convince them that our CAD tool was reliable. Therefore we took a few critical circuits, running from Crystal Oscillators to VCO's and evaluated them again. These were available during the development of the Designer CAD tool, and we re-measured them, with more refined test equipment like the R&S FSUP 26 and its necessary options. In [12,13] we have shown that the accuracy of the prediction was within 0.5dB of the measured results. During this effort to analyze the noise in oscillators with a set of equation using a minimum of expensive CAD tools, we found this was possible. These equations, derived in [9], will be used here.

**A Novel Approach using the time-domain analysis for obtaining the best phase noise and output power.**

The hunt for a combined low phase noise can be followed through the literature. Designers have published recipes, like the use of low noise transistors, high Q circuit, and other things, but the consequences of the large signal operation and the resulting phase noise had not been fully understood. A complete mathematical treatment follows for a 144 MHz oscillator.

## Design Steps

- 1) Calculation of the output power for the selected DC operating conditions:

We select the same circuit as above, and set  $f_0 = 144$  MHz.

From [9], the RF output current is:

$$I_{RF}(t) = I_c(t) \cong I_e(t) = I_{dc} \left[ 1 + 2 \sum_{n=1}^{\infty} \frac{I_n(x)}{I_0(x)} \cos(n\omega t) \right] = 10 \times 10^{-3} [1 + 6.6]_{x=15} \Rightarrow I_{RF}(t) = 60mA \text{ (Peak - Amplitude)}$$

where  $x$  is normalized drive level  $(x = \frac{qV_1}{kT}; V_1 = \text{Drive signal})$

Considering  $50 \Omega$  load, the RF output power is calculated:

$$V_{RF}(f_0) = I_{RF} \times 50 = 60 \times 10^{-3} \times 50 = 1 \text{ Volt (Peak - Amplitude)} \quad (\text{No } V_{ce} \text{ saturation assumed!})$$

The oscillator output power at 144 MHz is then

$$P_{out}(f_0) = \frac{V_{RF}^2(f_0)}{2R_L} = \frac{1}{2 \times 50} = 10mW = 10dBm$$

- 2) Calculation of the large signal transconductance for the normalized drive level  $x=15$ .

$$Y_{21}|_{small-signal} = \frac{I_{dc}}{kT/q} = \frac{I_{dc}}{V_T} = g_m \Rightarrow g_m = \frac{3 \times 10^{-3}}{26mV} \approx 115mS \quad (k = \text{Boltzman conctsnat}, T = 298 K)$$

The large signal transconductance  $G_m$  is now

$$Y_{21}|_{large-signal} = G_m(x) = \frac{qI_{dc}}{kTx} \left[ \frac{2I_1(x)}{I_0(x)} \right]_{n=1} = \frac{g_m}{x} \left[ \frac{2I_1(x)}{I_0(x)} \right]_{n=1} \approx 20mS \text{ (for } x \approx 15)$$

This assumes an ideal intrinsic transistor. To perform the transition from the intrinsic to extrinsic transistor, we add the parasitics (package effects, lead inductance and bond wires) by correcting the final results for capacitances and inductances. The  $f_t$  of the transistor used is high enough so a phase shift correction for  $g_m$  is not necessary at this frequencies (VHF).

### 3) Calculation of the feedback capacitors:

The value of n can be in the range of n [n<sub>1</sub>, n<sub>2</sub>], where n<sub>1</sub> is 2 and n<sub>2</sub> is 5 for a drive level x=15 (low phase noise performance!!!).

Assume n =5, the values of C<sub>1</sub> and C<sub>2</sub> can be calculated to be

$$\frac{C_2}{C_1 + C_2} = \frac{1}{n} \Rightarrow C_2 = \frac{C_1}{n-1}$$

$$C_2 = \frac{C_1}{n-1} = \frac{C_1}{4} \Rightarrow \frac{C_1}{C_2} = 4$$

The ratio of the capacitor C<sub>1</sub> to C<sub>2</sub> is 4.

### 4) Calculation of the component values (C<sub>1</sub>, C<sub>2</sub>, C<sub>3</sub>, C<sub>4</sub>, and L)

#### (a) Calculation of C<sub>1</sub> and C<sub>2</sub>

The value of C<sub>1</sub> is selected for proper loading, therefore

$$XC_1 > Y_{11} \approx C_1 > \frac{Y_{11}}{\omega} \Rightarrow C_1 > \frac{Y_{21}}{\omega} \cong C_1 \geq \frac{2G_m(x)}{\omega} \Rightarrow C_1 > \frac{2 \times 20 \times 10^{-3}}{2 \times 3.1414 \times 144 \times 10^6} \approx 44 \text{ pF}$$

For C<sub>1</sub>/C<sub>2</sub> =4, C<sub>2</sub> ≅ 11 pF

#### (b) Calculation of C<sub>3</sub> and C<sub>4</sub>

For optimum phase noise and power output,

$$C_3 \geq 2C_2 \Rightarrow C_3 = 22 \text{ pF},$$

and the capacitive transformer tapping ratio m (C<sub>3</sub>/C<sub>4</sub>) should be greater than 10, therefore the impedance transformation is >100. For C<sub>3</sub> =22 pF, C<sub>4</sub> is 220 pF.

#### (c) Calculation of L

$$\omega_0 = \frac{1}{2\pi\sqrt{LC}}; \quad C = C_T + C_3; \quad C_T = \frac{C_1 \times C_2}{C_1 + C_2} \Rightarrow C \approx 30 \text{ pF}$$

$$\text{For } f_0 = 144\text{MHz}, \quad L_3 = \frac{1}{(2\pi \times 144 \times 10^6)^2 \times 29 \times 10^{-12}} \approx 39\text{nH}$$

#### 4) Calculation of the [L/C] ratio:

The energy stored across the resonator circuit for a given conduction angle and drive level is dependent on the characteristic impedance,  $Z_0 = \sqrt{\frac{L(\text{nH})}{C(\text{pf})}} \Rightarrow Z_0^2 = 1000 \sqrt{\frac{L}{C}} \Rightarrow Z_0 = \sqrt{1200}$

For optimum phase noise and output power, Z should be greater than 3, e.g.  
For example, the L/C ratio for a good approach is

$$\frac{L_3}{C_3} = \frac{39 \times 10^{-9}}{30 \times 10^{-10}} = 13 \Rightarrow p > 10$$

#### Validation

We now use the same test circuit and apply the “new” component values just calculated.

#### Phase Noise Calculation:

In Reference [9] we have shown the Phase noise calculations for the Colpitts Oscillator. These calculations can also be used to get the Phase noise of this circuit. It agrees well with both measurements and simulations using the Harmonic balance simulator Ansoft Designer (Nexxim).

The individual phase noise contribution can be described by [9]

$$PN_{inr}(\omega_0 + \Delta\omega) = \frac{4KT}{R_p} [NFT_{inr}(\omega_0)]^2 = \frac{4KT}{R_p} \left\{ \frac{1}{2} \left[ \frac{1}{2j\omega_0 C_{eff}} \right] \left[ \frac{\omega_0}{\Delta\omega} \right] \right\}^2 \rightarrow \text{Phase noise}$$

contribution from the resonator tank.

$$PN_{vbn}(\omega_0 + \Delta\omega) = 4KTr_b [NFT_{vbn}(\omega_0)]^2 = 4KTr_b \left\{ \frac{1}{2} \left[ \frac{C_1 + C_2}{C_2} \right] \left[ \frac{1}{2jQ} \right] \left[ \frac{\omega_0}{\Delta\omega} \right] \right\}^2 \rightarrow \text{Phase noise}$$

contribution from the base resistance.

$$PN_{ibn}(\omega_0 + \Delta\omega) = 2qI_b [NFT_{ibn}(\omega_0)]^2 = 2qI_b \left\{ \frac{1}{2} \left[ \frac{C_2}{C_1 + C_2} \right] \left[ \frac{1}{j\omega_0 Q C_{eff}} \right] \left[ \frac{\omega_0}{\Delta\omega} \right] \right\}^2 \rightarrow \text{Phase noise}$$

contribution from the base current.

$$PN_{ifn}(\omega_0 + \Delta\omega) = \frac{K_f I_b^{AF}}{f_m} [NFT_{ifn}(\omega_0)]^2 = \frac{K_f I_b^{AF}}{f_m} \left\{ \frac{1}{2} \left[ \frac{C_2}{C_1 + C_2} \right] \left[ \frac{1}{j2\omega_0 Q C_{eff}} \right] \left[ \frac{\omega_0}{\Delta\omega} \right] \right\}^2 \rightarrow \text{Phase}$$

noise contribution from the flicker noise of the transistor.

$PN_{icn}(\omega_0 + \Delta\omega) = 2qI_c [NFT_{icn}(\omega_0)]^2 = 2qI_c \left\{ \frac{1}{2} \left[ \frac{C_1}{C_1 + C_2} \right] \left[ \frac{1}{2j\omega_0 Q C_{eff}} \right] \left[ \frac{\omega_0}{\Delta\omega} \right] \right\}^2 \rightarrow$  Phase noise contribution from the collector current.

The total effect of all the four noise sources can be expressed as

$$PN(\omega_0 + \Delta\omega) = [PN_{inr}(\omega_0 + \omega)] + [PN_{vbn}(\omega_0 + \omega)] + [PN_{ibn}(\omega_0 + \omega)] + [PN_{icn}(\omega_0 + \omega)]$$

$$PN(\omega_0 + \Delta\omega) = \frac{4KT}{R_p} \left\{ \frac{1}{2} \left[ \frac{1}{2j\omega_0 C_{eff}} \right] \left[ \frac{\omega_0}{\Delta\omega} \right] \right\}^2 + 4KT r_b \left\{ \frac{1}{2} \left[ \frac{C_1 + C_2}{C_2} \right] \left[ \frac{1}{2jQ} \right] \left[ \frac{\omega_0}{\Delta\omega} \right] \right\}^2$$

$$+ \left[ 2qI_b + \frac{2\pi K_f I_b^{AF}}{\Delta\omega} \right] \left\{ \frac{1}{2} \left[ \frac{C_2}{C_1 + C_2} \right] \left[ \frac{1}{j2Q\omega_0 C_{eff}} \right] \left[ \frac{\omega_0}{\Delta\omega} \right] \right\}^2 + 2qI_c \left\{ \frac{1}{2} \left[ \frac{C_1}{C_1 + C_2} \right] \left[ \frac{1}{2j\omega_0 Q C_{eff}} \right] \left[ \frac{\omega_0}{\Delta\omega} \right] \right\}^2$$

where

$K_f$  = Flicker noise constant

$AF$  = Flicker noise exponent.

$$C_{eff} = C + \frac{C_1 C_2}{C_1 + C_2}$$

Note: The effect of the loading of the Q of the resonator is calculated by the noise transfer function multiplied with the noise sources.

The phase noise contribution from the different noise sources for the parallel tuned Colpitts oscillator circuit at  $\Delta f = 10$  kHz from the oscillator frequency  $f_0 = 144$  MHz will now be computed:

### Circuit parameters:

Base resistance of transistor  $r_b = 6.14$  ohm.

Parallel loss resistance of the resonator  $R_p = 7056$  Ohm.

Q of the resonator = 200 (Q of the inductor at 144 MHz)

Resonator inductance = 39 nH

Resonator capacitance = 22 pF

Collector current of the transistor  $I_c = 10$  mA

Base current of the transistor  $I_b = 85$  uA.

Flicker noise exponent  $AF = 2$

Flicker noise constant  $K_f = 1E-7$

Feedback factor  $n = 5$ .

Phase noise @ 10 KHz:

$$PN_{inr}(\omega_0 + 10KHz) \approx -134.2dBc / Hz$$

$$PN_{vbn}(\omega_0 + 10KHz) \approx -151dBc / Hz$$

$$PN_{(ibn+ifn)}(\omega_0 + 10KHz) \approx -169.6dBc / Hz$$

$$PN_{icn}(\omega_0 + 10KHz) \approx -150.6dBc / Hz$$



The total sum of all the four noise sources can be expressed as

$$PN(\omega_0 + \Delta\omega) = [PN_{inr}(\omega_0 + \omega)] + [PN_{vbn}(\omega_0 + \omega)] + [PN_{ibn}(\omega_0 + \omega)] + [PN_{icn}(\omega_0 + \omega)] \cong -134.1 \text{ dBc} / \text{Hz}$$

**Note:** The noise contribution from the resonator at this offset is the same as the flicker noise contribution from the transistor. For low-Q cases, this can be identified as the flicker corner frequency.

Phase noise @ 100Hz:

$$PN_{inr}(\omega_0 + 100\text{Hz}) \approx -94.2 \text{ dBc} / \text{Hz}$$

$$PN_{vbn}(\omega_0 + 100\text{Hz}) \approx -111 \text{ dBc} / \text{Hz}$$

$$PN_{(ibn+ifn)}(\omega_0 + 100\text{Hz}) \approx -124.1 \text{ dBc} / \text{Hz}$$

$$PN_{icn}(\omega_0 + 100\text{Hz}) \approx -110.6 \text{ dBc} / \text{Hz}$$

The total sum of all the four noise sources can be expressed as

$$PN(\omega_0 + \Delta\omega) = [PN_{inr}(\omega_0 + \omega)] + [PN_{vbn}(\omega_0 + \omega)] + [PN_{ibn}(\omega_0 + \omega)] + [PN_{icn}(\omega_0 + \omega)] \cong -94.1 \text{ dBc} / \text{Hz}$$

It appears that the flicker noise and the noise from the resonator are the limiting factors for the overall phase noise performance of the oscillator circuit.

Figures (7) and (8) show the schematic and layout of the 144 MHz oscillator using time domain parameters at  $I_c=10 \text{ mA}$ .

The oscillator circuit shown in Figure 7 uses a lumped inductor of 39 nH and an unloaded Q of 200 at the operating frequency. Even at these frequency the layout is quite critical. Figure 8, layout shows an assembly of component where the lead inductances have been kept small. The inductor is a standard off the shelf component.

Figures (9), (10), and (11) show the CAD simulated phase noise plot, the measured phase noise plot, and the simulated output power. The simulated and the validated output power now is 11.55dBm (a 6 dB improvement compared to the linear case), and at 10kHz offset from the carrier frequency, the phase noise has been improved to be -135 dBc/Hz from previously -122 dBc/Hz, a 13 dB improvement.




Fig 7. 144 MHz oscillator reference circuit for the evaluation of the time domain approach




Fig 8 Layout of 144 MHz oscillator circuit using LC lumped inductor capacitor resonator network




Fig 8. Phase noise plot of 144 MHz oscillator reference circuit for the evaluation of the time domain approach




Figure (9) The measured phase noise plot for 144 MHz oscillator (linear and time domain).

Using our phase noise calculation approach as shown above, the result is  $-134$  dBc/Hz and  $-94$  dBc/Hz at 10 kHz and 100 Hz offset. All three results, calculated, simulated, and measured result closely agrees within 1 dB. Many designers may not have access to CAD tools with oscillator noise calculation, and therefore this approach is extremely useful and cost saving.

If we now operate the same transistor at 30 mA, the phase noise at 10 kHz offset will further improved to be  $-144$  dBc/Hz and the output power is increased to 20 dBm. This shows that for low phase noise design a more powerful transistor is a good choice. It is important to keep the DC dissipation of the device in mind, as the CAD approach does not flag a misuse of the device.




Fig 10. RF output power of 144 MHz oscillator reference circuit for the evaluation of the time domain approach.

### Second Example: 433MHz oscillator Circuit:

Transistor (BFR193 same devices as above),  $V_{ce}=8.8V$ ,  $I_c=10$  mA,  $I_B=85\mu A$ ,  $V_{be}=0.67V$ .

Using the same set of equations and design, we now obtain:

$$C_1 = 3.3pF, C_2 = 13pF, C_{3A} = 7.5pF, C_{3B} = 75pF, L_E = 13nH$$

$$R_E = 320\Omega, R_{B1} = 29000\Omega, R_{B2} = 20000\Omega, C_B = 220pF, C_c = 1000pF, V_{DC} = 12V$$

resulting an output power of 11.9 dBm and a phase noise of  $-100$  dBc/Hz at 10kHz offset from the carrier. Since the 144 MHz was about 35 dB better in the phase noise ( $-135$  dBc/Hz at 10kHz offset), we need to ask question why? The phase noise and the carrier frequency are related in a quadratic function. This means 3 times increases in frequency results in 9 dB degradation in phase noise for 432 MHz oscillator circuit in comparison to 144 MHz oscillator as shown in Figure 7. Therefore, phase noise performance for 432 MHz oscillator circuit should be  $-126$  dBc/Hz instead of  $-100$  dBc/Hz at 10kHz offset (CAD simulated).

The answer is that even in grounded base condition, large signal  $\text{Re}[Y_{22}]$  loads the parallel tuned circuit significantly resulting in a lower dynamic operating  $Q$ . We have to find a work around for this.

The phase noise and the  $Q$  are related in a quadratic function. This means 2 times the  $Q$  result in 12 dB improvements. Since we lost 26 dB, we need to improve the dynamic loaded operating  $Q$  approximately 20 times. As this is not possible, there may be more effects than just the  $Q$  deterioration. Here is the answer: “the collector emitter capacitance dynamically detunes the circuit periodically”. A solution for this problem is to tap the inductor, therefore decreasing the influence of the transistor. We will show this now.

### Modified Circuit for UHF (432 MHz) and Higher Current

If we inspect  $Y_{22}$  of our transistor at 432 MHz and at 30 mA, we will see that the loading of the tank circuit decreases the operating  $Q$  significantly. The way around this to apply a center tapped inductor. As the coupling at these frequencies from winding to winding is not extremely high, actually two separate identical inductors can be used successfully.

Figure 11 shows the schematic of 432 MHz grounded base oscillator using the tapped inductor.




Figure 11 Schematic of 432 MHz grounded base oscillator using tapped inductor (30 mA).

This is a modification of the circuit we have used previously. In the case of a VCO, it would be advantageous to use a different output coupling scheme because in this configuration, the



loading would vary with frequency. This can easily be achieved by adding some inductive coupling to the circuit. In case of a printed resonator this can be accomplished quite simple.

Figure 12 shows the layout of the 433 MHz oscillator circuit using buried printed couple line resonator network (stripline resonator: middle layer).

The actual resonator would not be visible if the oscillator is visually inspected.




Fig 12. Layout of the 433 MHz oscillator circuit using buried printed couple line resonator network (stripline resonator: middle layer).

Figure 13 shows the simulated phase noise plot. It shows the expected noise degradation of 9 dB, as the frequency is approximately 3 times higher. The resulting simulated output power at 432 MHz is 16 dBm, compared to 18 dBm at 144MHz. This is due to internal package parasitics, which could not be compensated externally. The second harmonic is suppressed by 38 dB; this is due to the higher operating Q.




Figure 13. The simulated phase noise plot of 432 MHz grounded base oscillator using tapped inductors

### Circuit Design Guidelines:

The results we have obtained so far were based on mathematical calculations. Some of these calculations are difficult to obtain. However, by inspecting the resulting circuits, there are certain relationship between the values of the capacitance of the tuned circuit and the two feedback capacitors, the collector emitter capacitor and the emitter to ground capacitor. The following shows the set of recommended steps for easy design of such oscillator. Figure 14 shows the typical grounded base oscillator for demonstrating the simple design rules where  $C_E$  and  $C_F$  are the feedback capacitors that generates the negative resistance to compensates the loss resistance of the resonator network comprised of  $L_E$  and  $C_L^*$ .

### Simple Design Rules With an Example:

By setting the  $L/C$  ratio to a fixed value of 1200 (this is done for optimum energy storage, group delay and energy transfer for a given cycle in the resonator network), the following should be used:

- (1)  $\frac{L}{C} = \left[ \frac{L_E}{C_L^*} \right]_{\text{Grounded-Base}} = 1200 \Rightarrow Z_0 = \sqrt{1200} \cong 34.6\Omega$
- (2)  $L = 1200 \times C \Rightarrow L_E = 1200 \times C_L^*$
- (3)  $f = \frac{1}{2\pi\sqrt{LC}} \Rightarrow f = \frac{1}{2\pi.C\sqrt{1200}}$
- (4)  $C_L^* = C_L + \frac{C_E C_F}{C_E + C_F}$ ;  $C_E$  ( $C_1$ ) and  $C_F$  ( $C_2$ ) are feedback capacitors.
- (5)  $C_L = \frac{C_A C_B}{C_A + C_B}$
- (6)  $C_B = 10 \times C_A$




Figure 14 Typical configuration of grounded base oscillator circuit

In order to examine the accuracy of this simple approach, let us take the same 144 MHz grounded base oscillator as shown in Figure 7 (the radio amateur readers will appreciate this).

### Example: The 144 MHz Grounded Base Oscillator

$$C_L^* = \frac{1}{2\pi f \sqrt{1200}} \Rightarrow C \cong 31 pF$$

$$L_L = \frac{1}{(2\pi f)^2 \times C} \Rightarrow L \cong 39 nH$$

$$C_F = 0.3 \times C_L^* \cong 11 pF$$

$$C_L = 2 \times C_F \cong 22 pF$$

$$C_E = 4 \times C_F \cong 44 pF$$

$$C_A = 22 pF$$

$$C_B = 220 pF$$

These results are comparable with the results above and the calculation is frequency scalable with minor corrections possibly, if necessary. Competing other alternative short formulae published in the literature may not deliver the same high performance.

### Summary:

Today's applications, both commercial and consumer, require low cost high performance oscillators and the design time is also very critical. The approach shown here meets these requirements and gives detailed guidelines for better performing oscillators. The concept is explained in detail and validated. This is only one of the many applications for which this technique is applicable. Furthermore, by translating this design to integrated circuits very high performance but very low cost oscillators can be made. From a theoretical point, we



found it surprising that simple equations could be found which optimized the design and accurately predicted the phase noise. For the determination of the output power, a nonlinear CAD tool is recommended if the frequencies are higher than 500 MHz. Our example has shown that at frequencies below 200 MHz the output power can be determined quite accurately using this approach.

## References:

- [1] F. E. Terman, Radio Engineers' Handbook, pp. 498 ff, McGraw-Hill Inc, New York, 1943, ASIN: B000GWIWFM
- [2] F. Langford-Smith, Editor, Radiotron Designers Handbook, pp. 947 ff, Electron Tube Div. RCA, Harrison, NJ, 1954, ASIN: B000JILVH4
- [3] L. J. Giacoletto, Electronics Designers' Handbook, page 16-1, McGraw Hill Book Company, Inc, New York, 1977
- [4] F. Vilbig, Lehrbuch der Hochfrequenztechnik, Vol. 2, pp. 235, Akademische Verlagsgesellschaft Becker & Erler Kom.-Ges., 1937/1942, ISBN: 9780070231498
- [5] K. L. Kotzebue and W. J. Parrish, "The use of large signal S-Parameters in microwave oscillator design," in Proc. 1975 Int. Microwave Symp. On Circuits and Systems.
- [6] V. Rizzoli, A. Neri, A. Costanzo, F. Mastri, "Modern Harmonic-Balance Techniques for Oscillator Analysis and Optimization," in *RF and Microwave Oscillator Design*, ed. M. Odyniec, Artech House, 2002.
- [7] W. Anzill, F.X. Kaertner, P. Russer, "Simulation of the Single-Sideband Phase Noise of Oscillators," Second International Workshop of Integrated Nonlinear Microwave and Millimeterwave Circuits, 1992.
- [8] Foundations of Oscillator Circuit Design by Guillermo Gonzalez, Artech House, Inc., 2007, ISBN 10: 1-5963-162-0
- [9] Ulrich L. Rohde, Ajay K. Poddar, and Georg Boeck, The Design of Modern Microwave Oscillator for Wireless Applications Theory and Optimization, ISBN 0-471-72342-8
- [10] Kenneth M. Johnson, Large Signal GaAs MESFET Oscillator Design, IEEE Trans. on MTT-27, NO. 3, Mar 1979
- [11] Kenneth. K. Clarke, "Design of Self-Limiting Transistor Sine-Wave Oscillator", Circuit and Systems, IEEE Transaction on [legacy, pre-1988], vol. 13, Issue 1, Mar 1966, pp. 58-63.
- [12] U. L. Rohde and J. Whitaker, "Communication Receivers: DSP, Software Radios, and Design, Third Edition, McGraw-Hill, pp.413- 422, 2001, ISBN:0-07-136121-9.
- [13] U. L. Rohde and D. P. Newkirk, "RF/Microwave Circuit Design For Wireless Applications, 2000, pp.798-812, 413- 422, ISBN:0-471-29818-2
- [14] Moshe Gitterman, "The Noisy Oscillator The First Hundred Years, From Einstein Until Now", World Scientific Publishing Co., 2005, ISBN 981-256-512-4.
- [15] M. Tiebout, Low Power VCO Design in CMOS, Springer Series in Advanced Microelectronics, Springer Berlin Heidelberg 2006, World Scientific, Singapore 596224, 2005, ISBN: 3-540-24324-0

- [16] Edmar Camargo, Design of FET Frequency Multipliers and Harmonic Oscillators, Artech House, Inc, 1998, ISBN 0-89006-481-4
- [17] Oscillator Design And Computer Simulation by Randall W. Rhea, Second Edition, SciTech Publishing, 911 Paverstone Drive, Raleigh, NV 27615, 2006, ISBN: 1-884932-30-4
- [18] M. Odyniec, Editor, RF And Microwave Oscillator Design, Artech House, Inc., 2002, ISBN 1-58053-320-5
- [19] RF Design Guide: Systems, Circuits, and Equations by Peter Vizmuller, Artech House, Inc., 1995, ISBN 0-890006-754-6.
- [20] U. L. Rohde and A. K. Poddar, “ Impact of Device Scaling on Oscillator/VCO Phase Noise in SiGe HBTs,” International Semiconductor Device Research Symposium, ISDRS 2005, USA, December 7-9, 2005.
- [21] U. L. Rohde and A. K. Poddar, “Reconfigurable Concurrent Oscillators For Multi-Band Multi-Mode Wireless Communication Systems”, *IEEE Sarnoff Symposium*, Princeton, NJ, USA, 30 April-02 May 2007.
- [22] U. L. Rohde and A. K. Poddar,” Wideband voltage controlled oscillators employing evanescent mode coupled resonators,” *US Patent No. 71803812*, Feb 2007.
- [23] U. L. Rohde, A. K. Poddar, and R. Rebel,” Integrated Low Noise Microwave Wideband Push- Push VCO”, *US Patent No. 7,088189*, Aug 2006.